Search the dblp DataBase
Kanwar Jit Singh: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Asawaree Kalavade, Joe Othmer, Bryan D. Ackland, Kanwar Jit Singh
Software Environment for a Multiprocessor DSP. [Citation Graph (0, 0)][DBLP]
DAC, 1999, pp:827-830 [Conf] - Narendra V. Shenoy, Kanwar Jit Singh, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
On the Temporal Equivalence of Sequential Circuits. [Citation Graph (0, 0)][DBLP]
DAC, 1992, pp:405-409 [Conf] - Kanwar Jit Singh, Alberto L. Sangiovanni-Vincentelli
A Heuristic Algorithm for the Fanout Problem. [Citation Graph (0, 0)][DBLP]
DAC, 1990, pp:357-360 [Conf] - Sharad Malik, Kanwar Jit Singh, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Performance Optimization of Pipelined Circuits. [Citation Graph (0, 0)][DBLP]
ICCAD, 1990, pp:410-413 [Conf] - Ellen Sentovich, Kanwar Jit Singh, Cho W. Moon, Hamid Savoj, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Sequential Circuit Design Using Synthesis and Optimization. [Citation Graph (0, 0)][DBLP]
ICCD, 1992, pp:328-333 [Conf] - Sharad Malik, Kanwar Jit Singh, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli
Performance optimization of pipelined logic circuits using peripheral retiming and resynthesis. [Citation Graph (0, 0)][DBLP]
IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:5, pp:568-578 [Journal]
Search in 0.002secs, Finished in 0.002secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002