The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Rony Kay: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Rony Kay, Lawrence T. Pileggi
    PRIMO: Probability Interpretation of Moments for Delay Calculation. [Citation Graph (0, 0)][DBLP]
    DAC, 1998, pp:463-468 [Conf]
  2. Rony Kay, Gennady Bucheuv, Lawrence T. Pileggi
    EWA: exact wiring-sizing algorithm. [Citation Graph (0, 0)][DBLP]
    ISPD, 1997, pp:178-185 [Conf]
  3. Rony Kay, Rob A. Rutenbar
    Wire packing: a strong formulation of crosstalk-aware chip-level track/layer assignment with an efficient integer programming solution. [Citation Graph (0, 0)][DBLP]
    ISPD, 2000, pp:61-68 [Conf]
  4. Rony Kay, Rob A. Rutenbar
    Wire packing - a strong formulation of crosstalk-aware chip-leveltrack/layer assignment with an efficient integer programming solution. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2001, v:20, n:5, pp:672-679 [Journal]
  5. Rony Kay, Lawrence T. Pileggi
    EWA: efficient wiring-sizing algorithm for signal nets and clock nets. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1998, v:17, n:1, pp:40-49 [Journal]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002