The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Kishore Kasamsetty: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Mahesh Ketkar, Kishore Kasamsetty, Sachin S. Sapatnekar
    Convex delay models for transistor sizing. [Citation Graph (0, 0)][DBLP]
    DAC, 2000, pp:655-660 [Conf]
  2. Kishore Kasamsetty, Mahesh Ketkar, Sachin S. Sapatnekar
    A new class of convex functions for delay modeling and itsapplication to the transistor sizing problem [CMOS gates]. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2000, v:19, n:7, pp:779-788 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002