|
Search the dblp DataBase
Victor Kim:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Victor Kim, Prithviraj Banerjee
Parallel Algorithms for Power Estimation. [Citation Graph (0, 0)][DBLP] DAC, 1998, pp:672-677 [Conf]
- Prithviraj Banerjee, Debabrata Bagchi, Malay Haldar, Anshuman Nayak, Victor Kim, R. Uribe
Automatic Conversion of Floating Point MATLAB Programs into Fixed Point FPGA Based Hardware Design. [Citation Graph (0, 0)][DBLP] FCCM, 2003, pp:263-264 [Conf]
- Prithviraj Banerjee, Vikram Saxena, J. R. Uribe, Malay Haldar, Anshuman Nayak, Victor Kim, Debabrata Bagchi, Satrajit Pal, Nikhil Tripathi, R. Anderson
Making area-performance tradeoffs at the high level using the AccelFPGA compiler for FPGAs. [Citation Graph (0, 0)][DBLP] FPGA, 2003, pp:237- [Conf]
- Victor Kim, Prithviraj Banerjee, Kaushik De
Fine-Grained Parallel VLSI Synthesis for Commercial CAD on a Network of Workstations. [Citation Graph (0, 0)][DBLP] ICPP, 2000, pp:421-0 [Conf]
- Prithviraj Banerjee, Malay Haldar, Anshuman Nayak, Victor Kim, Debabrata Bagchi, Satrajit Pal, Nikhil Tripathi
A Behavioral Synthesis Tool for Exploiting Fine Grain Parallelism in FPGAs. [Citation Graph (0, 0)][DBLP] IWDC, 2002, pp:246-256 [Conf]
- Prithviraj Banerjee, Malay Haldar, Anshuman Nayak, Victor Kim, Vikram Saxena, Steven Parkes, Debabrata Bagchi, Satrajit Pal, Nikhil Tripathi, David Zaretsky, R. Anderson, J. R. Uribe
Overview of a compiler for synthesizing MATLAB programs onto FPGAs. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2004, v:12, n:3, pp:312-324 [Journal]
Search in 0.001secs, Finished in 0.002secs
|