|
Search the dblp DataBase
Steven W. K. Tjiang:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Alfred V. Aho, Mahadevan Ganapathi, Steven W. K. Tjiang
Code Generation Using Tree Matching and Dynamic Programming. [Citation Graph (2, 0)][DBLP] ACM Trans. Program. Lang. Syst., 1989, v:11, n:4, pp:491-516 [Journal]
- Taewhan Kim, William Jao, Steven W. K. Tjiang
Arithmetic Optimization Using Carry-Save-Adders. [Citation Graph (0, 0)][DBLP] DAC, 1998, pp:433-438 [Conf]
- Stan Y. Liao, Srinivas Devadas, Kurt Keutzer, Steven W. K. Tjiang, Albert Wang
Code Optimization Techniques for Embedded DSP Microprocessors. [Citation Graph (0, 0)][DBLP] DAC, 1995, pp:599-604 [Conf]
- Stan Y. Liao, Steven W. K. Tjiang, Rajesh K. Gupta
An Efficient Implementation of Reactivity for Modeling Hardware in the Scenic Design Environment. [Citation Graph (0, 0)][DBLP] DAC, 1997, pp:70-75 [Conf]
- Guido Araujo, Srinivas Devadas, Kurt Keutzer, Stan Y. Liao, Sharad Malik, Ashok Sudarsanam, Steven W. K. Tjiang, Albert Wang
Challenges in code generation for embedded processors. [Citation Graph (0, 0)][DBLP] Code Generation for Embedded Processors, 1994, pp:48-64 [Conf]
- Stan Y. Liao, Srinivas Devadas, Kurt Keutzer, Steven W. K. Tjiang
Instruction selection using binate covering for code size optimization. [Citation Graph (0, 0)][DBLP] ICCAD, 1995, pp:393-399 [Conf]
- Steven W. K. Tjiang, Michael E. Wolf, Monica S. Lam, K. Pieper, John L. Hennessy
Integrating Scalar Optimization and Parallelization. [Citation Graph (0, 0)][DBLP] LCPC, 1991, pp:137-151 [Conf]
- Richard Gerber, Steven W. K. Tjiang, David B. Whalley, David Wilner, Michael Wolfe
Appropriate Interfaces Between Design Tools, Languages, Compilers and Runtimes in Real-Time Systems (Panel). [Citation Graph (0, 0)][DBLP] Workshop on Languages, Compilers, & Tools for Real-Time Systems, 1995, pp:124- [Conf]
- Stan Y. Liao, Srinivas Devadas, Kurt Keutzer, Steven W. K. Tjiang, Albert Wang
Storage Assignment to Decrease Code Size. [Citation Graph (0, 0)][DBLP] PLDI, 1995, pp:186-195 [Conf]
- Steven W. K. Tjiang, John L. Hennessy
Sharlit - A Tool for Building Optimizers. [Citation Graph (0, 0)][DBLP] PLDI, 1992, pp:82-93 [Conf]
- Robert P. Wilson, Robert S. French, Christopher S. Wilson, Saman P. Amarasinghe, Jennifer-Ann M. Anderson, Steven W. K. Tjiang, Shih-wei Liao, Chau-Wen Tseng, Mary W. Hall, Monica S. Lam, John L. Hennessy
SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers. [Citation Graph (0, 0)][DBLP] SIGPLAN Notices, 1994, v:29, n:12, pp:31-37 [Journal]
- Taewhan Kim, William Jao, Steven W. K. Tjiang
Circuit optimization using carry-save-adder cells. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1998, v:17, n:10, pp:974-984 [Journal]
- Stan Y. Liao, Kurt Keutzer, Steven W. K. Tjiang, Srinivas Devadas
A new viewpoint on code generation for directed acyclic graphs. [Citation Graph (0, 0)][DBLP] ACM Trans. Design Autom. Electr. Syst., 1998, v:3, n:1, pp:51-75 [Journal]
- Stan Y. Liao, Srinivas Devadas, Kurt Keutzer, Steven W. K. Tjiang, Albert Wang
Storage Assignment to Decrease Code Size. [Citation Graph (0, 0)][DBLP] ACM Trans. Program. Lang. Syst., 1996, v:18, n:3, pp:235-253 [Journal]
Search in 0.003secs, Finished in 0.003secs
|