The SCEAS System
| |||||||

## Search the dblp DataBase
Jacob K. White:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
## Publications of Author- Thomas J. Klemas, Luca Daniel, Jacob K. White
**Segregation by primary phase factors: a full-wave algorithm for model order reduction.**[Citation Graph (0, 0)][DBLP] DAC, 2005, pp:943-946 [Conf] - Johannes Tausch, Jacob K. White
**Multipole Accelerated Capacitance Calculation for Structures with Multiple Dielectrics with high Permittivity Ratios.**[Citation Graph (0, 0)][DBLP] DAC, 1996, pp:367-370 [Conf] - Johannes Tausch, Jacob K. White
**A Multiscale Method for Fast Capacitance Extraction.**[Citation Graph (0, 0)][DBLP] DAC, 1999, pp:537-542 [Conf] - X. Cai, H. Yie, P. Osterberg, J. Gilbert, Stephen D. Senturia, Jacob K. White
**A relaxation/multipole-accelerated scheme for self-consistent electromechanical analysis of complex 3-D microelectromechanical structures.**[Citation Graph (0, 0)][DBLP] ICCAD, 1993, pp:283-286 [Conf] - Mike Chou, Jacob K. White
**Efficient reduced-order modeling for the transient simulation of three-dimensional interconnect.**[Citation Graph (0, 0)][DBLP] ICCAD, 1995, pp:40-44 [Conf] - Shihhsien S. Kuo, Michael D. Altman, Jaydeep P. Bardhan, Bruce Tidor, Jacob K. White
**Fast methods for simulation of biomolecule electrostatics.**[Citation Graph (0, 0)][DBLP] ICCAD, 2002, pp:466-473 [Conf] - Mark W. Reichelt, Andrew Lumsdaine, Jacob K. White
**Accelerated waveform methods for parallel transient simulation of semiconductor devices.**[Citation Graph (0, 0)][DBLP] ICCAD, 1993, pp:270-274 [Conf] - Dmitry Vasilyev, Jacob K. White
**A more reliable reduction algorithm for behavioral model extraction.**[Citation Graph (0, 0)][DBLP] ICCAD, 2005, pp:813-820 [Conf] - Junfeng Wang, Johannes Tausch, Jacob K. White
**A wide frequency range surface integral formulation for 3-D RLC extraction.**[Citation Graph (0, 0)][DBLP] ICCAD, 1999, pp:453-458 [Conf] - Zhenhai Zhu, Jacob K. White
**FastSies: a fast stochastic integral equation solver for modeling the rough surface effect.**[Citation Graph (0, 0)][DBLP] ICCAD, 2005, pp:675-682 [Conf] - Michael D. Altman, Jaydeep P. Bardhan, Bruce Tidor, Jacob K. White
**FFTSVD: A Fast Multiscale Boundary-Element Method Solver Suitable for Bio-MEMS and Biomolecule Simulation.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:2, pp:274-284 [Journal] - Mike Chou, Jacob K. White
**Efficient formulation and model-order reduction for the transient simulation of three-dimensional VLSI interconnect.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:12, pp:1454-1476 [Journal] - Luca Daniel, Ong Chin Siong, Sok Chay Low, Kwok Hong Lee, Jacob K. White
**A multiparameter moment-matching model-reduction approach for generating geometrically parameterized interconnect performance models.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2004, v:23, n:5, pp:678-693 [Journal] - Srinivas Devadas, Kurt Keutzer, Jacob K. White
**Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1992, v:11, n:3, pp:373-383 [Journal] - Andrew Lumsdaine, Mark W. Reichelt, Jeffrey M. Squyres, Jacob K. White
**Accelerated waveform methods for parallel transient simulation of semiconductor devices.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1996, v:15, n:7, pp:716-726 [Journal] - Andrew Lumsdaine, Luis Miguel Silveira, Jacob K. White
**Massively parallel simulation algorithms for grid-based analog signal processors.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:11, pp:1665-1678 [Journal] - José C. Monteiro, Srinivas Devadas, Abhijit Ghosh, Kurt Keutzer, Jacob K. White
**Estimation of average switching activity in combinational logic circuits using symbolic simulation.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:1, pp:121-127 [Journal] - Tamal Mukherjee, Gary K. Fedder, Deepak Ramaswamy, Jacob K. White
**Emerging simulation approaches for micromachined devices.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2000, v:19, n:12, pp:1572-1589 [Journal] - Keith Nabors, Jacob K. White
**FastCap: a multipole accelerated 3-D capacitance extraction program.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1991, v:10, n:11, pp:1447-1459 [Journal] - Joel R. Phillips, Jacob K. White
**A precorrected-FFT method for electrostatic analysis of complicated 3-D structures.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:10, pp:1059-1072 [Journal] - Khalid Rahmat, Jacob K. White, Dimitri A. Antoniadis
**Computation of drain and substrate currents in ultra-short-channel nMOSFET's using the hydrodynamic model.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1993, v:12, n:6, pp:817-824 [Journal] - Khalid Rahmat, Jacob K. White, Dimitri A. Antoniadis
**Simulation of semiconductor devices using a Galerkin/spherical harmonic expansion approach to solving the coupled Poisson-Boltzmann system.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1996, v:15, n:10, pp:1181-1196 [Journal] - Michal Rewienski, Jacob K. White
**A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2003, v:22, n:2, pp:155-170 [Journal] - Resve A. Saleh, Jacob K. White
**Accelerating relaxation algorithms for circuit simulation using waveform-Newton and step-size refinement.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1990, v:9, n:9, pp:951-958 [Journal] - Luis Miguel Silveira, Jacob K. White, Horácio C. Neto, Luís M. Vidigal
**On exponential fitting for circuit simulation.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 1992, v:11, n:5, pp:566-574 [Journal] - Johannes Tausch, Junfeng Wang, Jacob K. White
**Improved integral formulations for fast 3-D method-of-momentssolvers.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2001, v:20, n:12, pp:1398-1405 [Journal] - Zhenhai Zhu, Ben Song, Jacob K. White
**Algorithms in FastImp: a fast and wide-band impedance extraction program for complicated 3-D geometries.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:7, pp:981-998 [Journal] - Xin Hu, Tarek Moselhy, Jacob K. White, Luca Daniel
**Optimization-based wideband basis functions for efficient interconnect extraction.**[Citation Graph (0, 0)][DBLP] DATE, 2007, pp:1200-1205 [Conf] - Yehia Massoud, Jacob K. White
**Simulation and modeling of the effect of substrate conductivity on coupling inductance and circuit crosstalk.**[Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2002, v:10, n:3, pp:286-291 [Journal] - Yehia Massoud, Steve S. Majors, Jamil Kawa, Tareq Bustami, Don MacMillen, Jacob K. White
**Managing on-chip inductive effects.**[Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2002, v:10, n:6, pp:789-798 [Journal]
Search in 0.003secs, Finished in 0.005secs | |||||||

| |||||||

| |||||||

System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002 for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002 |