The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Venkatram Krishnaswamy: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Venkatram Krishnaswamy, Jeremy Casas, Thomas Tetzlaff
    A switch level fault simulation environment. [Citation Graph (0, 0)][DBLP]
    DAC, 2000, pp:780-785 [Conf]
  2. Venkatram Krishnaswamy, Gagan Hasteer, Prithviraj Banerjee
    Load Balancing and Workload Minimization Of Overlapping Parallel Tasks. [Citation Graph (0, 0)][DBLP]
    ICPP, 1997, pp:272-279 [Conf]
  3. Lantz Moore, Debra A. Hensgen, David Charley, Venkatram Krishnaswamy, Dale E. Martin, Timothy J. McBrayer, Philip A. Wilsey
    graze: A Tool for Performance Visualization and Analysis. [Citation Graph (0, 0)][DBLP]
    ICPP (2), 1995, pp:135-138 [Conf]
  4. John G. Holm, John A. Chandy, Steven Parkes, Sumit Roy, Venkatram Krishnaswamy, Gagan Hasteer, Prithviraj Banerjee
    Performance Evaluation of Message-Driven Parallel VLSI CAD Applications on General Purpose Multiprocessors. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1997, pp:172-179 [Conf]
  5. Venkatram Krishnaswamy, Prithviraj Banerjee
    Parallel Compiled Event Driven VHDL Simulation. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1998, pp:297-304 [Conf]
  6. Venkatram Krishnaswamy, A. B. Ma, Praveen Vishakantaiah
    A study of bridging defect probabilities on a Pentium (TM) 4 CPU. [Citation Graph (0, 0)][DBLP]
    ITC, 2001, pp:688-695 [Conf]
  7. Sidharta Mohanty, Venkatram Krishnaswamy, Philip A. Wilsey
    System Modeling, Performance Analysis, and Evolutionary Prototyping with Hardware Description Languages. [Citation Graph (0, 0)][DBLP]
    MASCOTS, 1995, pp:312-318 [Conf]
  8. Venkatram Krishnaswamy, Prithviraj Banerjee
    Actor Based Parallel VHDL Simulation Using Time Warp. [Citation Graph (0, 0)][DBLP]
    Workshop on Parallel and Distributed Simulation, 1996, pp:135-142 [Conf]
  9. Venkatram Krishnaswamy, Gagan Hasteer, Prithviraj Banerjee
    Automatic Parallelization of Compiled Event Driven VHDL Simulation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2002, v:51, n:4, pp:380-394 [Journal]

Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002