The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Domine Leenaerts: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Wim Kruiskamp, Domine Leenaerts
    DARWIN: CMOS Opamp Synthesis by Means of a Genetic Algorithm. [Citation Graph (0, 0)][DBLP]
    DAC, 1995, pp:433-438 [Conf]
  2. Stéphane Donnay, Koen Swings, Georges G. E. Gielen, Willy M. C. Sansen, Wim Kruiskamp, Domine Leenaerts
    A Methodology for Analog Design Automation in Mixed-Signal ASICs. [Citation Graph (0, 0)][DBLP]
    EDAC-ETC-EUROASIC, 1994, pp:530-534 [Conf]
  3. Domine Leenaerts, Rob A. Rutenbar, Georges G. E. Gielen
    Embedded Tutorial: CAD Solutions and Outstanding Challenges for Mixed-Signal and RF IC Design. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2001, pp:- [Conf]
  4. Konstantinos Doris, Arthur H. M. van Roermund, Domine Leenaerts
    Mismatch-based timing errors in current steering DACs. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:977-980 [Conf]
  5. G. H. M. Joordens, J. A. Hegt, Domine Leenaerts
    A High Performance Low Voltage Switched-Current Multiplier. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1995, pp:1856-1859 [Conf]
  6. Domine Leenaerts, Arjan J. Leeuwenburgh, G. G. Persoon, H. J. Reitsma
    A New Architecture for a Cyclic Algorithmic D/A Converter. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1995, pp:821-824 [Conf]
  7. Domine Leenaerts, J. van Spaandonk
    DC Testing of Analog Integrated Circuits with Piecewise Linear Approximation and Interval Analysis. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1993, pp:1337-1340 [Conf]
  8. Konstantinos Doris, Arthur H. M. van Roermund, Domine Leenaerts
    A general analysis on the timing jitter in D/A converters. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2002, pp:117-120 [Conf]
  9. Domine Leenaerts
    Low power RF IC design for wireless communication. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2003, pp:428-433 [Conf]
  10. Domine Leenaerts, G. H. M. Joordens, J. A. Hegt
    A low power high performance switched-current multiplier. [Citation Graph (0, 0)][DBLP]
    ISLPED, 1996, pp:277-280 [Conf]
  11. Tirdad Sowlati, Vickram Vathulya, Domine Leenaerts
    High density capacitance structures in submicron CMOS for low power RF application. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2001, pp:243-246 [Conf]
  12. Geert Van der Plas, Geert Debyser, Francky Leyn, Koen Lampaert, Jan Vandenbussche, Georges G. E. Gielen, Willy M. C. Sansen, Petar Veselinovic, Domine Leenaerts
    AMGIE-A synthesis environment for CMOS analog integrated circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2001, v:20, n:9, pp:1037-1058 [Journal]

  13. High-level synthesis of analog sensor interface front-ends. [Citation Graph (, )][DBLP]


  14. Impulse based scheme for crystal-less ULP radios. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002