The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Prashant Sawkar: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Yuji Kukimoto, Robert K. Brayton, Prashant Sawkar
    Delay-Optimal Technology Mapping by DAG Covering. [Citation Graph (0, 0)][DBLP]
    DAC, 1998, pp:348-351 [Conf]
  2. Prashant Sawkar, Donald E. Thomas
    Area and Delay Mapping for Table-Look-Up Based Field Programmable Gate Arrays. [Citation Graph (0, 0)][DBLP]
    DAC, 1992, pp:368-373 [Conf]
  3. Prashant Sawkar, Donald E. Thomas
    Performance Directed Technology Mapping for Look-Up Table Based FPGAs. [Citation Graph (0, 0)][DBLP]
    DAC, 1993, pp:208-212 [Conf]
  4. Prashant Sawkar, Donald E. Thomas
    Multi-way Partitioning for Minimum Delay for Look-Up Table Based FPGAs. [Citation Graph (0, 0)][DBLP]
    DAC, 1995, pp:201-205 [Conf]
  5. Xinning Wang, Prashant Sawkar, Barbara A. Chappell
    A Constructive Matching Algorithm for Library-Based Domino Technology Mapping. [Citation Graph (0, 0)][DBLP]
    IWLS, 2002, pp:215-220 [Conf]
  6. Naveed A. Sherwani, Prashant Sawkar
    Embedded Tutorial: Layout Driven Synthesis or Synthesis Driven Layout. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 1998, pp:44-47 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002