The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

David S. Kung: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. David S. Kung
    Timing closure for low-FO4 microprocessor design. [Citation Graph (0, 0)][DBLP]
    DAC, 2004, pp:265-266 [Conf]
  2. David S. Kung
    A Fast Fanout Optimization Algorithm for Near-Continuous Buffer Libraries. [Citation Graph (0, 0)][DBLP]
    DAC, 1998, pp:352-355 [Conf]
  3. D. S. Kung, Robert F. Damiano, T. A. Nix, D. J. Geiger
    BDDMAP: A Technology Mapper Based on a New Covering Algorithm. [Citation Graph (0, 0)][DBLP]
    DAC, 1992, pp:484-487 [Conf]
  4. Ruchir Puri, Leon Stok, John M. Cohn, David S. Kung, David Z. Pan, Dennis Sylvester, Ashish Srivastava, Sarvesh H. Kulkarni
    Pushing ASIC performance in a power envelope. [Citation Graph (0, 0)][DBLP]
    DAC, 2003, pp:788-793 [Conf]
  5. Ruchir Puri, David S. Kung, Anthony D. Drumm
    Fast and accurate wire delay estimation for physical synthesis of large ASICs. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2002, pp:30-36 [Conf]
  6. Frederik Beeftink, Prabhakar Kudva, David S. Kung, Leon Stok
    Gate-size selection for standard cell libraries. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1998, pp:545-550 [Conf]
  7. David S. Kung
    Hazard-non-increasing gate-level optimization algorithms. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1992, pp:631-634 [Conf]
  8. David S. Kung, Ruchir Puri
    Optimal P/N width ratio selection for standard cell libraries. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1999, pp:178-184 [Conf]
  9. Ruchir Puri, David S. Kung, Leon Stok
    Minimizing power with flexible voltage islands. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2005, pp:21-24 [Conf]
  10. Haoxing Ren, David Zhigang Pan, David S. Kung
    Sensitivity guided net weighting for placement driven synthesis. [Citation Graph (0, 0)][DBLP]
    ISPD, 2004, pp:10-17 [Conf]
  11. Ahmed Ispahani, David S. Kung, Emile J. Pilafidis
    University of La Verne and GTE: A Partnership in Delivering Graduate Business Programs Through Information Technology. [Citation Graph (0, 0)][DBLP]
    Multimedia Technology and Applications, 1996, pp:249-255 [Conf]
  12. Ahmed Ispahani, David S. Kung, Emile J. Pilafidis, Mabel T. Kung
    The Role of Multimedia Technology in the Delivery of Academic Programs in Satellite Facilities. [Citation Graph (0, 0)][DBLP]
    Multimedia Technology and Applications, 1996, pp:558-563 [Conf]
  13. Renato Fernandes Hentschke, Jagannathan Narasimhan, David Kung
    Improving run times by pruned application of synthesis transforms. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2005, pp:38-43 [Conf]
  14. Louise Trevillyan, David S. Kung, Ruchir Puri, Lakshmi N. Reddy, Michael A. Kazda
    An Integrated Environment for Technology Closure of Deep-Submicron IC Designs. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2004, v:21, n:1, pp:14-22 [Journal]
  15. Frederik Beeftink, Prabhakar Kudva, David S. Kung, Ruchir Puri, Leon Stok
    Combinatorial cell design for CMOS libraries. [Citation Graph (0, 0)][DBLP]
    Integration, 2000, v:29, n:1, pp:67-93 [Journal]
  16. Haoxing Ren, David Zhigang Pan, David S. Kung
    Sensitivity guided net weighting for placement-driven synthesis. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:5, pp:711-721 [Journal]

  17. CAD challenges for 3D ICs. [Citation Graph (, )][DBLP]


  18. The Dawn of 22nm Era: Design and CAD Challenges. [Citation Graph (, )][DBLP]


  19. The fate of stacking. [Citation Graph (, )][DBLP]


  20. Guest Editors' Introduction: Opportunities and Challenges of 3D Integration. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002