The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Roman Kuznar: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Roman Kuznar, Franc Brglez, Krzysztof Kozminski
    Cost Minimization of Partitions into Multiple Devices. [Citation Graph (0, 0)][DBLP]
    DAC, 1993, pp:315-320 [Conf]
  2. Roman Kuznar, Franc Brglez, Baldomir Zajc
    Multi-way Netlist Partitioning into Heterogeneous FPGAs and Minimization of Total Device Cost and Interconnect. [Citation Graph (0, 0)][DBLP]
    DAC, 1994, pp:238-243 [Conf]
  3. Andrej Trost, Roman Kuznar, Andrej Zemva, Baldomir Zajc
    An Experimental Programmable Environment for Prototyping Digital Circuits. [Citation Graph (0, 0)][DBLP]
    FPL, 1996, pp:337-345 [Conf]
  4. Roman Kuznar, Franc Brglez
    PROP: a recursive paradigm for area-efficient and performance oriented partitioning of large FPGA netlists. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1995, pp:644-649 [Conf]

  5. A unified cost model for min-cut partitioning with replication applied to optimization of large heterogeneous FPGA partitions. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002