Search the dblp DataBase

Publications of Author

1. Dong-U Lee, Altaf Abdul Gaffar, Oskar Mencer, Wayne Luk
   MiniBit: bit-width optimization via affine arithmetic. [Citation Graph (0, 0)][DBLP]
   DAC, 2005, pp:837-840 [Conf]
   
2. Altaf Abdul Gaffar, Wayne Luk, Peter Y. K. Cheung, Nabeel Shirazi
   Customising Floating-Point Designs. [Citation Graph (0, 0)][DBLP]
   FCCM, 2002, pp:315-317 [Conf]
   
3. Altaf Abdul Gaffar, Oskar Mencer, Wayne Luk, Peter Y. K. Cheung
   Unifying Bit-Width Optimisation for Fixed-Point and Floating-Point Designs. [Citation Graph (0, 0)][DBLP]
   FCCM, 2004, pp:79-88 [Conf]
   
4. Jonathan A. Clarke, Altaf Abdul Gaffar, George A. Constantinides
   Parameterized Logic Power Consumption Models for FPGA based Systems. [Citation Graph (0, 0)][DBLP]
   FPL, 2005, pp:626-629 [Conf]
   
5. Altaf Abdul Gaffar, Wayne Luk, Peter Y. K. Cheung, Nabeel Shirazi, James Hwang
   Automating Customisation of Floating-Point Designs. [Citation Graph (0, 0)][DBLP]
   FPL, 2002, pp:523-533 [Conf]
   
6. Dong-U Lee, Altaf Abdul Gaffar, Oskar Mencer, Wayne Luk
   Optimizing Hardware Function Evaluation. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. Computers, 2005, v:54, n:12, pp:1520-1531 [Journal]
   
7. Dong-U Lee, Altaf Abdul Gaffar, Ray C. C. Cheung, Oskar Mencer, Wayne Luk, George A. Constantinides
   Accuracy-Guaranteed Bit-Width Optimization. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:10, pp:1990-2000 [Journal]
   
8. Jonathan A. Clarke, Altaf Abdul Gaffar, George A. Constantinides, Peter Y. K. Cheung
   Fast word-level power models for synthesis of FPGA-based arithmetic. [Citation Graph (0, 0)][DBLP]
   ISCAS, 2006, pp:- [Conf]