The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Charles Njinda: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Kuen-Jong Lee, Charles Njinda, Melvin A. Breuer
    SWiTEST: A Switch Level Test Generation System for CMOS Combinational Circuits. [Citation Graph (0, 0)][DBLP]
    DAC, 1992, pp:26-29 [Conf]
  2. Ishwar Parulkar, Melvin A. Breuer, Charles Njinda
    Extraction of a High-level structural Representation from Circuit Descriptions with Applications to DFT/BIST. [Citation Graph (0, 0)][DBLP]
    DAC, 1994, pp:345-356 [Conf]
  3. Rajesh Raina, Robert Bailey, Charles Njinda, Robert F. Molyneaux, Charlie Beh
    Efficient Testing of Clock Regenerator Circuits in Scan Designs. [Citation Graph (0, 0)][DBLP]
    DAC, 1997, pp:95-100 [Conf]
  4. Sen-Pin Lin, Charles Njinda, Melvin A. Breuer
    A Systematic Approach for Designing Testable VLSI Circuits. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1991, pp:496-499 [Conf]
  5. Debaditya Mukherjee, Charles Njinda, Melvin A. Breuer
    Synthesis of Optimal 1-Hot Coded On-Chip Controllers for BIST Hardware. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1991, pp:236-239 [Conf]
  6. Sridhar Narayanan, Charles Njinda, Melvin A. Breuer
    Optimal Sequencing of Scan Registers. [Citation Graph (0, 0)][DBLP]
    ITC, 1992, pp:293-302 [Conf]
  7. Charles Njinda
    A Hierarchical DFT Architecture for Chip, Board and System Test/Debug. [Citation Graph (0, 0)][DBLP]
    ITC, 2004, pp:1061-1071 [Conf]
  8. Charles Njinda, Neeraj Kaul
    Performance Driven BIST Technique for Random Logic. [Citation Graph (0, 0)][DBLP]
    ITC, 1995, pp:524-533 [Conf]
  9. Rajesh Raina, Charles Njinda, Robert F. Molyneaux
    How Seriously Do You Take Your Possible-Detect Faults? [Citation Graph (0, 0)][DBLP]
    ITC, 1997, pp:819-828 [Conf]
  10. Kuen-Jong Lee, Charles Njinda, Melvin A. Breuer
    SWiTEST: a switch level test generation system for CMOS combinational circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:5, pp:625-637 [Journal]

Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002