The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ching-Han Tsai: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Tong Li, Ching-Han Tsai, Elyse Rosenbaum, Sung-Mo Kang
    Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation. [Citation Graph (0, 0)][DBLP]
    DAC, 1999, pp:549-554 [Conf]
  2. Ching-Han Tsai, Sung-Mo Kang
    Fast temperature calculation for transient electrothermal simulation by mixed frequency/time domain thermal model reduction. [Citation Graph (0, 0)][DBLP]
    DAC, 2000, pp:750-755 [Conf]
  3. Tong Li, Ching-Han Tsai, Sung-Mo Kang
    Efficient transient electrothermal simulation of CMOS VLSI circuits under electrical overstress. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1998, pp:6-11 [Conf]
  4. Ching-Han Tsai, Sung-Mo Kang
    Macrocell placement with temperature profile optimization. [Citation Graph (0, 0)][DBLP]
    ISCAS (6), 1999, pp:390-393 [Conf]
  5. Ching-Han Tsai, Sung-Mo Kang
    Standard cell placement for even on-chip thermal distribution. [Citation Graph (0, 0)][DBLP]
    ISPD, 1999, pp:179-184 [Conf]
  6. Ching-Han Tsai, Sung-Mo Kang
    Cell-level placement for improving substrate thermal distribution. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2000, v:19, n:2, pp:253-266 [Journal]

Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002