The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yi-Chang Lu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Yi-Chang Lu, Mustafa Celik, Tak Young, Lawrence T. Pileggi
    Min/max On-Chip Inductance Models and Delay Metrics. [Citation Graph (0, 0)][DBLP]
    DAC, 2001, pp:341-346 [Conf]
  2. Mingjie Lin, Abbas El Gamal, Yi-Chang Lu, Simon Wong
    Performance benefits of monolithically stacked 3D-FPGA. [Citation Graph (0, 0)][DBLP]
    FPGA, 2006, pp:113-122 [Conf]
  3. Georgios Veronis, Yi-Chang Lu, Robert W. Dutton
    Modeling of Wave Behavior of Substrate Noise Coupling for Mixed-Signal IC Design. [Citation Graph (0, 0)][DBLP]
    ISQED, 2004, pp:303-308 [Conf]

  4. Thermal modeling for 3D-ICs with integrated microchannel cooling. [Citation Graph (, )][DBLP]


  5. A new method to improve accuracy of leakage current estimation for transistors with non-rectangular gates due to sub-wavelength lithography effects. [Citation Graph (, )][DBLP]


  6. An Asynchronous Circuit Design with Fast Forwarding Technique at Advanced Technology Node. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002