The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jochen Mades: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jochen Mades, Manfred Glesner
    Regularization of hierarchical VHDL-AMS models using bipartite graphs. [Citation Graph (0, 0)][DBLP]
    DAC, 2002, pp:548-551 [Conf]
  2. Jochen Mades, D. E. Schwarz, Manfred Glesner
    A discrete algorithm for the regularization of hierarchical VHDL-AMS models. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2002, pp:477-480 [Conf]
  3. Jochen Mades, T. Schneider, A. Windisch, Thomas Hollstein, Jürgen Becker, Manfred Glesner
    Concept of a Joint University/Industry Course for Mixed-Signal System-On-Chip Design. [Citation Graph (0, 0)][DBLP]
    MSE, 2001, pp:2-3 [Conf]

  4. An Open VHDL-AMS Simulation Framework. [Citation Graph (, )][DBLP]


Search in 0.016secs, Finished in 0.016secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002