The SCEAS System
| |||||||

## Search the dblp DataBase
Vivek Sarin:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
## Publications of Author- Hemant Mahawar, Vivek Sarin, Weiping Shi
**A solenoidal basis method for efficient inductance extraction.**[Citation Graph (0, 0)][DBLP] DAC, 2002, pp:751-756 [Conf] - Shu Yan, Vivek Sarin, Weiping Shi
**Sparse transformations and preconditioners for hierarchical 3-D capacitance extraction with multiple dielectrics.**[Citation Graph (0, 0)][DBLP] DAC, 2004, pp:788-793 [Conf] - Hemant Mahawar, Vivek Sarin, Ananth Grama
**Parallel Performance of Hierarchical Multipole Algorithms for Inductance Extraction.**[Citation Graph (0, 0)][DBLP] HiPC, 2004, pp:450-461 [Conf] - Meiqiu Wang, Vivek Sarin
**Parallel Support Graph Preconditioners.**[Citation Graph (0, 0)][DBLP] HiPC, 2006, pp:387-398 [Conf] - Kasthuri Srinivasan, Hemant Mahawar, Vivek Sarin
**A Multipole Based Treecode Using Spherical Harmonics for Potentials of the Form r**[Citation Graph (0, 0)][DBLP]^{-lambda}. International Conference on Computational Science (1), 2005, pp:107-114 [Conf] - Kasthuri Srinivasan, Vivek Sarin
**A Treecode for Accurate Force Calculations.**[Citation Graph (0, 0)][DBLP] International Conference on Computational Science (1), 2006, pp:92-99 [Conf] - Hemant Mahawar, Vivek Sarin
**Parallel Software for Inductance Extraction.**[Citation Graph (0, 0)][DBLP] ICPP, 2004, pp:380-386 [Conf] - Ananth Grama, Vivek Sarin
**Impact of far-field interactions on performance of multipole-based preconditioners for sparse linear systems.**[Citation Graph (0, 0)][DBLP] ICS, 2004, pp:41-47 [Conf] - Hemant Mahawar, Vivek Sarin, Weiping Shi
**Fast Inductance Extraction of Large VLSI Circuits.**[Citation Graph (0, 0)][DBLP] IPDPS, 2002, pp:- [Conf] - Sreekanth R. Sambavaram, Vivek Sarin
**A High Performance Algorithm for Incompressible Flows Using Local Solenoidal Functions.**[Citation Graph (0, 0)][DBLP] IPDPS, 2002, pp:- [Conf] - Ahmed H. Sameh, Vivek Sarin
**Large Scale Simulation of Particulate Flows.**[Citation Graph (0, 0)][DBLP] IPPS/SPDP, 1999, pp:660-0 [Conf] - Hemant Mahawar, Vivek Sarin
**Parallel algorithms for inductance extraction of VLSI circuits.**[Citation Graph (0, 0)][DBLP] IPDPS, 2006, pp:- [Conf] - Matthew G. Knepley, Vivek Sarin, Ahmed H. Sameh
**Parallel Simulation of Particulate Flows.**[Citation Graph (0, 0)][DBLP] IRREGULAR, 1998, pp:226-237 [Conf] - Vivek Sarin
**Parallel Linear Solvers for Incompressible Fluid Problems.**[Citation Graph (0, 0)][DBLP] PPSC, 2001, pp:- [Conf] - Vivek Sarin
**Optimal Parallel Preconditioners for Three-Dimensional Particulate Flows.**[Citation Graph (0, 0)][DBLP] PPSC, 1999, pp:- [Conf] - Hemant Mahawar, Vivek Sarin
**Parallel iterative methods for dense linear systems in inductance extraction.**[Citation Graph (0, 0)][DBLP] Parallel Computing, 2003, v:29, n:9, pp:1219-1235 [Journal] - Sreekanth R. Sambavaram, Vivek Sarin, Ahmed H. Sameh, Ananth Grama
**Multipole-based preconditioners for large sparse linear systems.**[Citation Graph (0, 0)][DBLP] Parallel Computing, 2003, v:29, n:9, pp:1261-1273 [Journal] - Ahmed H. Sameh, Vivek Sarin
**Parallel algorithms for indefinite linear systems.**[Citation Graph (0, 0)][DBLP] Parallel Computing, 2002, v:28, n:2, pp:285-299 [Journal] - Shu Yan, Vivek Sarin, Weiping Shi
**Sparse transformations and preconditioners for 3-D capacitance extraction.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:9, pp:1420-1426 [Journal] - Shu Yan, Vivek Sarin, Weiping Shi
**Fast 3-D Capacitance Extraction by Inexact Factorization and Reduction.**[Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:10, pp:2282-2286 [Journal] - Dow-Yung Yang, Ananth Grama, Vivek Sarin, Naren Ramakrishnan
**Compression of particle data from hierarchical approximate methods.**[Citation Graph (0, 0)][DBLP] ACM Trans. Math. Softw., 2001, v:27, n:3, pp:317-339 [Journal] - Hemant Mahawar, Vivek Sarin
**Preconditioned Iterative Solvers for Inductance Extraction of VLSI Circuits.**[Citation Graph (0, 0)][DBLP] SIAM J. Scientific Computing, 2007, v:29, n:1, pp:182-196 [Journal] **Impedance extraction for 3-D structures with multiple dielectrics using preconditioned boundary element method.**[Citation Graph (, )][DBLP]**A Recommendation System for Preconditioned Iterative Solvers.**[Citation Graph (, )][DBLP]
Search in 0.021secs, Finished in 0.022secs | |||||||

| |||||||

| |||||||

System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002 for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002 |