The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Naresh Maheshwari: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Naresh Maheshwari, Sachin S. Sapatnekar
    An Improved Algorithm for Minimum-Area Retiming. [Citation Graph (0, 0)][DBLP]
    DAC, 1997, pp:2-7 [Conf]
  2. Naresh Maheshwari, Sachin S. Sapatnekar
    Efficient Minarea Retiming of Large Level-Clocked Circuits. [Citation Graph (0, 0)][DBLP]
    DATE, 1998, pp:840-0 [Conf]
  3. Naresh Maheshwari, Sachin S. Sapatnekar
    Minimum area retiming with equivalent initial states. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1997, pp:216-219 [Conf]
  4. Naresh Maheshwari, Sachin S. Sapatnekar
    A Practical Algorithm for Retiming Level-Clocked Circuits. [Citation Graph (0, 0)][DBLP]
    ICCD, 1996, pp:440-0 [Conf]
  5. Naresh Maheshwari, Sachin S. Sapatnekar
    Retiming control logic. [Citation Graph (0, 0)][DBLP]
    Integration, 1999, v:28, n:1, pp:33-53 [Journal]
  6. Naresh Maheshwari, Sachin S. Sapatnekar
    Optimizing large multiphase level-clocked circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1999, v:18, n:9, pp:1249-1264 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002