The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Xinning Wang: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Alan Mishchenko, Xinning Wang, Timothy Kam
    A new enhanced constructive decomposition and mapping algorithm. [Citation Graph (0, 0)][DBLP]
    DAC, 2003, pp:143-148 [Conf]
  2. Satrajit Chatterjee, Alan Mishchenko, Robert K. Brayton, Xinning Wang, Timothy Kam
    Reducing structural bias in technology mapping. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2005, pp:519-526 [Conf]
  3. Rupesh S. Shelar, Sachin S. Sapatnekar, Prashant Saxena, Xinning Wang
    A predictive distributed congestion metric and its application to technology mapping. [Citation Graph (0, 0)][DBLP]
    ISPD, 2004, pp:210-217 [Conf]
  4. Rupesh S. Shelar, Prashant Saxena, Xinning Wang, Sachin S. Sapatnekar
    An efficient technology mapping algorithm targeting routing congestion under delay constraints. [Citation Graph (0, 0)][DBLP]
    ISPD, 2005, pp:137-144 [Conf]
  5. Xinning Wang, Prashant Sawkar, Barbara A. Chappell
    A Constructive Matching Algorithm for Library-Based Domino Technology Mapping. [Citation Graph (0, 0)][DBLP]
    IWLS, 2002, pp:215-220 [Conf]
  6. Rupesh S. Shelar, Sachin S. Sapatnekar, Prashant Saxena, Xinning Wang
    A predictive distributed congestion metric with application to technology mapping. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:5, pp:696-710 [Journal]

  7. A System Verilog Rewriting System for RTL Abstraction with Pentium Case Study. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002