The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

In-Ho Moon: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. In-Ho Moon, James H. Kukula, Kavita Ravi, Fabio Somenzi
    To split or to conjoin: the question in image computation. [Citation Graph (0, 0)][DBLP]
    DAC, 2000, pp:23-28 [Conf]
  2. Jae-Young Jang, In-Ho Moon, Gary D. Hachtel
    Iterative Abstraction-Based CTL Model Checking. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:502-0 [Conf]
  3. In-Ho Moon, Gary D. Hachtel, Fabio Somenzi
    Border-Block Triangular Form and Conjunction Schedule in Image Computation. [Citation Graph (0, 0)][DBLP]
    FMCAD, 2000, pp:73-90 [Conf]
  4. In-Ho Moon, Hee-Hwan Kwak, James H. Kukula, Thomas R. Shiple, Carl Pixley
    Simplifying Circuits for Formal Verification Using Parametric Representation. [Citation Graph (0, 0)][DBLP]
    FMCAD, 2002, pp:52-69 [Conf]
  5. In-Ho Moon, Carl Pixley
    Non-miter-based Combinational Equivalence Checking by Comparing BDDs with Different Variable Orders. [Citation Graph (0, 0)][DBLP]
    FMCAD, 2004, pp:144-158 [Conf]
  6. Hee-Hwan Kwak, In-Ho Moon, James H. Kukula, Thomas R. Shiple
    Combinational equivalence checking through function transformation. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2002, pp:526-533 [Conf]
  7. In-Ho Moon, Jae-Young Jang, Gary D. Hachtel, Fabio Somenzi, Jun Yuan, Carl Pixley
    Approximate reachability don't cares for CTL model checking. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1998, pp:351-358 [Conf]
  8. In-Ho Moon, James H. Kukula, Thomas R. Shiple, Fabio Somenzi
    Least fixpoint approximations for reachability analysis. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1999, pp:41-44 [Conf]
  9. Balakrishna Kumthekar, In-Ho Moon, Fabio Somenzi
    A symbolic algorithm for low-power sequential synthesis. [Citation Graph (0, 0)][DBLP]
    ISLPED, 1997, pp:56-61 [Conf]
  10. In-Ho Moon, Per Bjesse, Carl Pixley
    A compositional approach to the combination of combinational and sequential equivalence checking of circuits without known reset states. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:1170-1175 [Conf]

  11. Compositional verification of retiming and sequential optimizations. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002