The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Francesco Pessolano: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Nic Mokhoff, Yervant Zorian, Kamalesh N. Ruparel, Hao Nham, Francesco Pessolano, Kee Sup Kim
    How to determine the necessity for emerging solutions. [Citation Graph (0, 0)][DBLP]
    DAC, 2005, pp:274-275 [Conf]
  2. Francesco Pessolano
    Heterogeneous Clustered Processors: Organisation and Design. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 1999, pp:1296-1300 [Conf]
  3. Maurice Meijer, Francesco Pessolano, José Pineda de Gyvez
    Limits to performance spread tuning using adaptive voltage and body biasing. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2005, pp:5-8 [Conf]
  4. Maurice Meijer, Francesco Pessolano, José Pineda de Gyvez
    Glitch-free discretely programmable clock generation on chip. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2005, pp:1839-1842 [Conf]
  5. Maurice Meijer, Francesco Pessolano, José Pineda de Gyvez
    Technology exploration for adaptive power and frequency scaling in 90nm CMOS. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2004, pp:14-19 [Conf]
  6. Dave Protheroe, Francesco Pessolano
    An Objective Measure of Digital System Design Quality. [Citation Graph (0, 0)][DBLP]
    ISQED, 2000, pp:227-233 [Conf]
  7. Francesco Pessolano
    The Holy Grail of Holistic Low-Power Design. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2006, pp:671- [Conf]
  8. Francesco Pessolano, Joep L. W. Kessels
    Asynchronous First-in First-out Queues. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2000, pp:178-186 [Conf]
  9. Francesco Pessolano, Joep L. W. Kessels, Ad M. G. Peeters
    MDSP: A High-Performance Low-Power DSP Architecture. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2002, pp:35-44 [Conf]
  10. Francesco Pessolano, R. I. M. P. Meijer
    A 260ps Quasi-static ALU in 90nm CMOS. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2004, pp:372-380 [Conf]
  11. G. Privitera, Francesco Pessolano
    Analysis of High-Speed Logic Families. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2003, pp:2-10 [Conf]

Search in 0.003secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002