|
Search the dblp DataBase
Francesco Pessolano:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Nic Mokhoff, Yervant Zorian, Kamalesh N. Ruparel, Hao Nham, Francesco Pessolano, Kee Sup Kim
How to determine the necessity for emerging solutions. [Citation Graph (0, 0)][DBLP] DAC, 2005, pp:274-275 [Conf]
- Francesco Pessolano
Heterogeneous Clustered Processors: Organisation and Design. [Citation Graph (0, 0)][DBLP] Euro-Par, 1999, pp:1296-1300 [Conf]
- Maurice Meijer, Francesco Pessolano, José Pineda de Gyvez
Limits to performance spread tuning using adaptive voltage and body biasing. [Citation Graph (0, 0)][DBLP] ISCAS (1), 2005, pp:5-8 [Conf]
- Maurice Meijer, Francesco Pessolano, José Pineda de Gyvez
Glitch-free discretely programmable clock generation on chip. [Citation Graph (0, 0)][DBLP] ISCAS (2), 2005, pp:1839-1842 [Conf]
- Maurice Meijer, Francesco Pessolano, José Pineda de Gyvez
Technology exploration for adaptive power and frequency scaling in 90nm CMOS. [Citation Graph (0, 0)][DBLP] ISLPED, 2004, pp:14-19 [Conf]
- Dave Protheroe, Francesco Pessolano
An Objective Measure of Digital System Design Quality. [Citation Graph (0, 0)][DBLP] ISQED, 2000, pp:227-233 [Conf]
- Francesco Pessolano
The Holy Grail of Holistic Low-Power Design. [Citation Graph (0, 0)][DBLP] PATMOS, 2006, pp:671- [Conf]
- Francesco Pessolano, Joep L. W. Kessels
Asynchronous First-in First-out Queues. [Citation Graph (0, 0)][DBLP] PATMOS, 2000, pp:178-186 [Conf]
- Francesco Pessolano, Joep L. W. Kessels, Ad M. G. Peeters
MDSP: A High-Performance Low-Power DSP Architecture. [Citation Graph (0, 0)][DBLP] PATMOS, 2002, pp:35-44 [Conf]
- Francesco Pessolano, R. I. M. P. Meijer
A 260ps Quasi-static ALU in 90nm CMOS. [Citation Graph (0, 0)][DBLP] PATMOS, 2004, pp:372-380 [Conf]
- G. Privitera, Francesco Pessolano
Analysis of High-Speed Logic Families. [Citation Graph (0, 0)][DBLP] PATMOS, 2003, pp:2-10 [Conf]
Search in 0.001secs, Finished in 0.002secs
|