The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Guido Stehr: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Daniel Mueller, Guido Stehr, Helmut E. Graeb, Ulf Schlichtmann
    Deterministic approaches to analog performance space exploration (PSE). [Citation Graph (0, 0)][DBLP]
    DAC, 2005, pp:869-874 [Conf]
  2. Guido Stehr, Helmut E. Graeb, Kurt Antreich
    Performance trade-off analysis of analog circuits by normal-boundary intersection. [Citation Graph (0, 0)][DBLP]
    DAC, 2003, pp:958-963 [Conf]
  3. Daniel Mueller, Guido Stehr, Helmut E. Graeb, Ulf Schlichtmann
    Eigenschaftsraumexploration bei der hierarchischen Dimensionierung analoger integrierter Schaltungen. [Citation Graph (0, 0)][DBLP]
    GI Jahrestagung (1), 2005, pp:334-338 [Conf]
  4. Guido Stehr, Helmut E. Graeb, Kurt Antreich
    Analog performance space exploration by Fourier-Motzkin elimination with application to hierarchical sizing. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2004, pp:847-854 [Conf]
  5. Guido Stehr, Michael Pronath, Frank Schenkel, Helmut E. Graeb, Kurt Antreich
    Initial Sizing of Analog Integrated Circuits by Centering Within Topology-Given Implicit Specification. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2003, pp:241-246 [Conf]
  6. Daniel Mueller, Guido Stehr, Helmut E. Graeb, Ulf Schlichtmann
    Fast evaluation of analog circuit structures by polytopal approximations. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002