The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Masahiko Toyonaga: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Tingyuan Nie, Tomoo Kisaka, Masahiko Toyonaga
    A watermarking system for IP protection by a post layout incremental router. [Citation Graph (0, 0)][DBLP]
    DAC, 2005, pp:218-221 [Conf]
  2. Tingyuan Nie, Tomoo Kisaka, Masahiko Toyonaga
    A post layout watermarking method for IP protection. [Citation Graph (0, 0)][DBLP]
    ISCAS (6), 2005, pp:6206-6209 [Conf]
  3. Masahiko Toyonaga, Shih-Tsung Yang, Toshiro Akino, Isao Shirakawa
    A New Approach of Fractional-Dimension Based Module Clustering for VLSI Layout. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:185-188 [Conf]
  4. Masahiko Toyonaga, Keiichi Kurokawa, Takuya Yasui, Atsushi Takahashi
    A practical clock tree synthesis for semi-synchronous circuits. [Citation Graph (0, 0)][DBLP]
    ISPD, 2000, pp:159-164 [Conf]

Search in 0.126secs, Finished in 0.126secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002