The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Tamer Ragheb: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Arthur Nieuwoudt, Tamer Ragheb, Yehia Massoud
    SOC-NLNA: synthesis and optimization for fully integrated narrow-band CMOS low noise amplifiers. [Citation Graph (0, 0)][DBLP]
    DAC, 2006, pp:879-884 [Conf]
  2. Tamer Ragheb, Arthur Nieuwoudt, Yehia Massoud
    Efficient modeling of integrated narrow-band low noise amplifiers for design space exploration. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2006, pp:187-191 [Conf]
  3. Mosin Mondal, Tamer Ragheb, Xiang Wu, Adnan Aziz, Yehia Massoud
    Provisioning On-Chip Networks under Buffered RC Interconnect Delay Variations. [Citation Graph (0, 0)][DBLP]
    ISQED, 2007, pp:873-878 [Conf]
  4. Arthur Nieuwoudt, Tamer Ragheb, Hamid Nejati, Yehia Massoud
    Increasing Manufacturing Yield for Wideband RF CMOS LNAs in the Presence of Process Variations. [Citation Graph (0, 0)][DBLP]
    ISQED, 2007, pp:801-806 [Conf]
  5. Mosin Mondal, Andrew J. Ricketts, Sami Kirolos, Tamer Ragheb, Greg M. Link, Narayanan Vijaykrishnan, Yehia Massoud
    Mitigating Thermal Effects on Clock Skew with Dynamically Adaptive Drivers. [Citation Graph (0, 0)][DBLP]
    ISQED, 2007, pp:67-72 [Conf]
  6. Arthur Nieuwoudt, Tamer Ragheb, Yehia Massoud
    Systematic Design Optimization Methodology for Multi-Band CMOS Low Noise Amplifiers. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2007, pp:139-144 [Conf]
  7. Mosin Mondal, Andrew J. Ricketts, Sami Kirolos, Tamer Ragheb, Greg M. Link, Narayanan Vijaykrishnan, Yehia Massoud
    Thermally robust clocking schemes for 3D integrated circuits. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:1206-1211 [Conf]
  8. Jason N. Laska, Sami Kirolos, Marco F. Duarte, Tamer Ragheb, Richard G. Baraniuk, Yehia Massoud
    Theory and Implementation of an Analog-to-Information Converter using Random Demodulation. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:1959-1962 [Conf]
  9. Yehia Massoud, Arthur Nieuwoudt, Tamer Ragheb
    Variability-Aware Synthesis for Wideband Low Noise Amplifiers. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:3219-3222 [Conf]
  10. Hamid Nejati, Tamer Ragheb, Arthur Nieuwoudt, Yehia Massoud
    Modeling and Design of Ultrawideband Low Noise Amplifiers with Generalized Impedance Matching Networks. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:2622-2625 [Conf]
  11. Xiang Wu, Tamer Ragheb, Adnan Aziz, Yehia Massoud
    Implementing DSP Algorithms with On-Chip Networks. [Citation Graph (0, 0)][DBLP]
    NOCS, 2007, pp:307-316 [Conf]

  12. Hierarchical Optimization Methodology for Wideband Low Noise Amplifiers. [Citation Graph (, )][DBLP]


  13. On the design of customizable low-voltage common-gate LNA-mixer pair using current and charge reusing techniques. [Citation Graph (, )][DBLP]


  14. On the modeling of resistance in graphene nanoribbon (GNR) for future interconnect applications. [Citation Graph (, )][DBLP]


  15. Analytical modeling of common-gate low noise amplifiers. [Citation Graph (, )][DBLP]


  16. On the feasibility of hardware implementation of sub-Nyquist random-sampling based analog-to-information conversion. [Citation Graph (, )][DBLP]


  17. A fault-aware dynamic routing algorithm for on-chip networks. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002