|
Search the dblp DataBase
Joel Silberman:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Stephen D. Posluszny, N. Aoki, D. Boerstler, P. Coulman, Sang H. Dhong, Brian K. Flachs, H. Peter Hofstee, N. Kojima, Ohsang Kwon, K. Lee, D. Meltzer, Kevin J. Nowka, J. Park, J. Peter, Joel Silberman, Osamu Takahashi, Paul Villarrubia
"Timing closure by design, " a high frequency microprocessor design methodology. [Citation Graph (0, 0)][DBLP] DAC, 2000, pp:712-717 [Conf]
- Osamu Takahashi, Russ Cook, Scott R. Cottier, Sang H. Dhong, Brian K. Flachs, Koji Hirairi, Atsushi Kawasumi, Hiroaki Murakami, Hiromi Noro, Hwa-Joon Oh, S. Onish, Juergen Pille, Joel Silberman
The circuit design of the synergistic processor element of a CELL processor. [Citation Graph (0, 0)][DBLP] ICCAD, 2005, pp:111-117 [Conf]
- Shivakumar Swaminathan, Sanjay B. Patel, James Dieffenderfer, Joel Silberman
Reducing Power Consumption during TLB Lookups in a PowerPC Embedded Processor. [Citation Graph (0, 0)][DBLP] ISQED, 2005, pp:54-58 [Conf]
- David Heidel, Sang H. Dhong, H. Peter Hofstee, Michael Immediato, Kevin J. Nowka, Joel Silberman, Kevin Stawiasz
High-Speed Serializing/De-Serializing Design-For-Test Method for Evaluating a 1 GHz Microprocessor. [Citation Graph (0, 0)][DBLP] VTS, 1998, pp:234-238 [Conf]
- Toru Asano, Joel Silberman, Sang H. Dhong, Osamu Takahashi, Michael White, Scott R. Cottier, Takaaki Nakazato, Atsushi Kawasumi, Hiroshi Yoshihara
Low-Power Design Approach of 11FO4 256-Kbyte Embedded SRAM for the Synergistic Processor Element of a Cell Processor. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2005, v:25, n:5, pp:30-38 [Journal]
- Osamu Takahashi, Scott R. Cottier, Sang H. Dhong, Brian K. Flachs, Joel Silberman
Power-Conscious Design of the Cell Processor's Synergistic Processor Element. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2005, v:25, n:5, pp:10-18 [Journal]
Search in 0.002secs, Finished in 0.003secs
|