The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Vivek Raghavan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Vivek Raghavan, J. Eric Bracken, Ronald A. Rohrer
    AWESpice: A General Tool for the Accurate and Efficient Simulation of Interconnect Problems. [Citation Graph (0, 0)][DBLP]
    DAC, 1992, pp:87-92 [Conf]
  2. Vivek Raghavan, Ronald A. Rohrer
    A New Nonlinear Driver Model for Interconnect Analysis. [Citation Graph (0, 0)][DBLP]
    DAC, 1991, pp:561-566 [Conf]
  3. J. Eric Bracken, Vivek Raghavan, Ronald A. Rohrer
    Extension of the asymptotic waveform evaluation technique with the method of characteristics. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1992, pp:71-75 [Conf]
  4. Xiaoli Huang, Vivek Raghavan, Ronald A. Rohrer
    AWEsim: A Program for the Efficient Analysis of Linear(ized) Circuits. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1990, pp:534-537 [Conf]
  5. Rob A. Rutenbar, Olivier Coudert, Patrick Groeneveld, Jürgen Koehl, Scott Peterson, Vivek Raghavan, Naresh Soni
    Automatic Hierarchical Design: Fantasy or Reality? (Panel). [Citation Graph (0, 0)][DBLP]
    ICCAD, 2001, pp:656-0 [Conf]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002