|
Search the dblp DataBase
Michael Pronath:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Frank Schenkel, Michael Pronath, Stephan Zizala, Robert Schwencker, Helmut E. Graeb, Kurt Antreich
Mismatch Analysis and Direct Yield Optimization by Spec-Wise Linearization and Feasibility-Guided Search. [Citation Graph (0, 0)][DBLP] DAC, 2001, pp:858-863 [Conf]
- Markus Bühler, Jürgen Koehl, Jeanne Bickford, Jason Hibbeler, Ulf Schlichtmann, R. Sommer, Michael Pronath, A. Ripp
DFM/DFY design for manufacturability and yield - influence of process variations in digital, analog and mixed-signal circuit design. [Citation Graph (0, 0)][DBLP] DATE, 2006, pp:387-392 [Conf]
- Michael Pronath, Helmut E. Graeb, Kurt Antreich
A Test Design Method for Floating Gate Defects (FGD) in Analog Integrated Circuits. [Citation Graph (0, 0)][DBLP] DATE, 2002, pp:78-83 [Conf]
- Robert Schwencker, Frank Schenkel, Michael Pronath, Helmut E. Graeb
Analog Circuit Sizing Using Adaptive Worst-Case Parameter Sets. [Citation Graph (0, 0)][DBLP] DATE, 2002, pp:581-585 [Conf]
- Michael Pronath, Volker Gloeckel, Helmut E. Graeb
A Parametric Test Method for Analog Components in Integrated Mixed-Signal Circuits. [Citation Graph (0, 0)][DBLP] ICCAD, 2000, pp:557-561 [Conf]
- Guido Stehr, Michael Pronath, Frank Schenkel, Helmut E. Graeb, Kurt Antreich
Initial Sizing of Analog Integrated Circuits by Centering Within Topology-Given Implicit Specification. [Citation Graph (0, 0)][DBLP] ICCAD, 2003, pp:241-246 [Conf]
Digital design at a crossroads How to make statistical design methodologies industrially relevant. [Citation Graph (, )][DBLP]
Robust Analog Design for Automotive Applications by Design Centering with Safe Operating Areas. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.003secs
|