The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Robert Schwencker: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Frank Schenkel, Michael Pronath, Stephan Zizala, Robert Schwencker, Helmut E. Graeb, Kurt Antreich
    Mismatch Analysis and Direct Yield Optimization by Spec-Wise Linearization and Feasibility-Guided Search. [Citation Graph (0, 0)][DBLP]
    DAC, 2001, pp:858-863 [Conf]
  2. Robert Schwencker, Josef Eckmueller, Helmut E. Graeb, Kurt Antreich
    Automating the Sizing of Analog CMOS Circuits by Consideration of Structural Constraints. [Citation Graph (0, 0)][DBLP]
    DATE, 1999, pp:323-327 [Conf]
  3. Robert Schwencker, Frank Schenkel, Helmut E. Graeb, Kurt Antreich
    The Generalized Boundary Curve-A Common Method for Automatic Nominal Design and Design Centering of Analog Circuits. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:42-47 [Conf]
  4. Robert Schwencker, Frank Schenkel, Michael Pronath, Helmut E. Graeb
    Analog Circuit Sizing Using Adaptive Worst-Case Parameter Sets. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:581-585 [Conf]

  5. TLM+ modeling of embedded HW/SW systems. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002