The SCEAS System
Navigation Menu

Search the dblp DataBase


Renu Mehra: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Luc Séméria, Renu Mehra, Barry M. Pangrle, Arjuna Ekanayake, Andrew Seawright, Daniel Ng
    RTL c-based methodology for designing and verifying a multi-threaded processor. [Citation Graph (0, 0)][DBLP]
    DAC, 2002, pp:123-128 [Conf]
  2. Michael Münch, Norbert Wehn, Bernd Wurth, Renu Mehra, Jim Sproch
    Automating RT-Level Operand Isolation to Minimize Power Consumption in Datapaths. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:624-0 [Conf]
  3. Renu Mehra, Jan M. Rabaey
    Exploiting regularity for low-power design. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1996, pp:166-172 [Conf]
  4. Paul E. Landman, Renu Mehra, Jan M. Rabaey
    An Integrated CAD Environment for Low-Power Design. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:2, pp:72-82 [Journal]
  5. Anantha P. Chandrakasan, Miodrag Potkonjak, Renu Mehra, Jan M. Rabaey, Robert W. Brodersen
    Optimizing power using transformations. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1995, v:14, n:1, pp:12-31 [Journal]

Search in 0.002secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002