The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Uminder Singh: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Uminder Singh, C. Y. Roger Chen
    A Transistor Reordering Technique for Gate Matrix Layout. [Citation Graph (0, 0)][DBLP]
    DAC, 1990, pp:462-467 [Conf]
  2. Bradley S. Carlson, C. Y. Roger Chen, Uminder Singh
    Optimal cell generation for dual independent layout styles. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1991, v:10, n:6, pp:770-782 [Journal]
  3. C. Y. Roger Chen, Cliff Yungchin Hou, Uminder Singh
    Optimal algorithms for bubble sort based non-Manhattan channel routing. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1994, v:13, n:5, pp:603-609 [Journal]
  4. Uminder Singh, C. Y. Roger Chen
    From logic to symbolic layout for gate matrix. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1992, v:11, n:2, pp:216-227 [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002