|
Search the dblp DataBase
Jingyan Zuo:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Supamas Sirichotiyakul, David Blaauw, Chanhee Oh, Rafi Levy, Vladimir Zolotov, Jingyan Zuo
Driver Modeling and Alignment for Worst-Case Delay Noise. [Citation Graph (0, 0)][DBLP] DAC, 2001, pp:720-725 [Conf]
- Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Jingyan Zuo, Abhijit Dharchoudhury, Rajendran Panda, David Blaauw
Stand-by Power Minimization Through Simultaneous Threshold Voltage Selection and Circuit Sizing. [Citation Graph (0, 0)][DBLP] DAC, 1999, pp:436-441 [Conf]
- Jingyan Zuo, Stephen W. Director
An Integrated Design Environment for Early Stage Conceptual Design. [Citation Graph (0, 0)][DBLP] DATE, 2000, pp:754- [Conf]
- Murat R. Becer, David Blaauw, Supamas Sirichotiyakul, Chanhee Oh, Vladimir Zolotov, Jingyan Zuo, Rafi Levy, Ibrahim N. Hajj
A Global Driver Sizing Tool for Functional Crosstalk Noise Avoidance. [Citation Graph (0, 0)][DBLP] ISQED, 2001, pp:158-0 [Conf]
Search in 0.004secs, Finished in 0.004secs
|