Search the dblp DataBase
Srinivasa R. Sridhara: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Srinivasa R. Sridhara, Naresh R. Shanbhag
Coding for system-on-chip networks: a unified framework. [Citation Graph (0, 0)][DBLP]
DAC, 2004, pp:103-106 [Conf] - Srinivasa R. Sridhara, Arshad Ahmed, Naresh R. Shanbhag
Area and Energy-Efficient Crosstalk Avoidance Codes for On-Chip Buses. [Citation Graph (0, 0)][DBLP]
ICCD, 2004, pp:12-17 [Conf] - Srinivasa R. Sridhara, Naresh R. Shanbhag
A low-power bus design using joint repeater insertion and coding. [Citation Graph (0, 0)][DBLP]
ISLPED, 2005, pp:99-102 [Conf] - Srinivasa R. Sridhara, Naresh R. Shanbhag, Ganesh Balamurugan
Joint Equalization and Coding for On-Chip Bus Communication. [Citation Graph (0, 0)][DBLP]
ISQED, 2005, pp:642-647 [Conf] - Srinivasa R. Sridhara, Naresh R. Shanbhag
Coding for Reliable On-Chip Buses: Fundamental Limits and Practical Codes. [Citation Graph (0, 0)][DBLP]
VLSI Design, 2005, pp:417-422 [Conf] - Byonghyo Shim, Srinivasa R. Sridhara, Naresh R. Shanbhag
Reliable low-power digital signal processing via reduced precision redundancy. [Citation Graph (0, 0)][DBLP]
IEEE Trans. VLSI Syst., 2004, v:12, n:5, pp:497-510 [Journal] - Srinivasa R. Sridhara, Naresh R. Shanbhag
Coding for system-on-chip networks: a unified framework. [Citation Graph (0, 0)][DBLP]
IEEE Trans. VLSI Syst., 2005, v:13, n:6, pp:655-667 [Journal]
Search in 0.001secs, Finished in 0.001secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002