Search the dblp DataBase

Publications of Author

1. Suresh Srinivasan, Prasanth Mangalagiri, Yuan Xie, Narayanan Vijaykrishnan, Karthik Sarpatwari
   FLAW: FPGA lifetime awareness. [Citation Graph (0, 0)][DBLP]
   DAC, 2006, pp:630-635 [Conf]
   
2. 
   Exploiting clock skew scheduling for FPGA. [Citation Graph (, )][DBLP]
   
   
3. 
   TANOR: A Tool for Accelerating N-Body Simulations on Reconfigurable Platforms. [Citation Graph (, )][DBLP]
   
   
4. 
   A low-power phase change memory based hybrid cache architecture. [Citation Graph (, )][DBLP]
   
   
5. 
   Thermal-aware reliability analysis for platform FPGAs. [Citation Graph (, )][DBLP]
   
   
6. 
   FPGA routing architecture analysis under variations. [Citation Graph (, )][DBLP]
   
   
7. 
   Efficient Function Evaluations with Lookup Tables for Structured Matrix Operations. [Citation Graph (, )][DBLP]