The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Haihua Su: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Haihua Su, Emrah Acar, Sani R. Nassif
    Power grid reduction based on algebraic multigrid principles. [Citation Graph (0, 0)][DBLP]
    DAC, 2003, pp:109-112 [Conf]
  2. Haihua Su, Jiang Hu, Sachin S. Sapatnekar, Sani R. Nassif
    Congestion-driven codesign of power and signal networks. [Citation Graph (0, 0)][DBLP]
    DAC, 2002, pp:64-69 [Conf]
  3. Haihua Su, David Widiger, Chandramouli V. Kashyap, Frank Liu, Byron Krauter
    A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis. [Citation Graph (0, 0)][DBLP]
    DAC, 2005, pp:186-189 [Conf]
  4. Haihua Su, Sachin S. Sapatnekar
    Hybrid Structured Clock Network Construction. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2001, pp:333-336 [Conf]
  5. Haihua Su, Kaushik Gala, Sachin S. Sapatnekar
    Fast Analysis and Optimization of Power/Ground Networks. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2000, pp:477-480 [Conf]
  6. Emrah Acar, Anirudh Devgan, Rahul M. Rao, Ying Liu, Haihua Su, Sani R. Nassif, Jeffrey L. Burns
    Leakage and leakage sensitivity computation for combinational circuits. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2003, pp:96-99 [Conf]
  7. Haihua Su, Frank Liu, Anirudh Devgan, Emrah Acar, Sani R. Nassif
    Full chip leakage estimation considering power supply and temperature variations. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2003, pp:78-83 [Conf]
  8. Bing Lu, Jiang Hu, Gary Ellis, Haihua Su
    Process variation aware clock tree routing. [Citation Graph (0, 0)][DBLP]
    ISPD, 2003, pp:174-181 [Conf]
  9. Haihua Su, Sachin S. Sapatnekar, Sani R. Nassif
    An algorithm for optimal decoupling capacitor sizing and placement for standard cell layouts. [Citation Graph (0, 0)][DBLP]
    ISPD, 2002, pp:68-73 [Conf]
  10. Sachin S. Sapatnekar, Haihua Su
    Analysis and Optimization of Power Grids. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2003, v:20, n:3, pp:7-15 [Journal]
  11. Haihua Su, Kaushik Gala, Sachin S. Sapatnekar
    Analysis and optimization of structured power/ground networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2003, v:22, n:11, pp:1533-1544 [Journal]
  12. Haihua Su, Jiang Hu, Sachin S. Sapatnekar, Sani R. Nassif
    A methodology for the simultaneous design of supply and signal networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2004, v:23, n:12, pp:1614-1624 [Journal]
  13. Haihua Su, Sachin S. Sapatnekar, Sani R. Nassif
    Optimal decoupling capacitor sizing and placement for standard-cell layout designs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2003, v:22, n:4, pp:428-436 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002