The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yachyang Sun: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Yachyang Sun, C. L. Liu
    Routing in a New 2-Dimensional FPGA/FPIC Routing Architecture. [Citation Graph (0, 0)][DBLP]
    DAC, 1994, pp:171-176 [Conf]
  2. Yachyang Sun, Sai-keung Dong, Shinji Sato, C. L. Liu
    A Channel Router for Single Layer Customization Technology. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1991, pp:436-439 [Conf]
  3. Yachyang Sun, Ting-Chi Wang, Chak-Kuen Wong, C. L. Liu
    Routing for symmetric FPGAs and FPICs. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1993, pp:486-490 [Conf]
  4. Yachyang Sun, C. L. Liu
    An Area Minimizer for Floorplans with L-Shaped Regions. [Citation Graph (0, 0)][DBLP]
    ICCD, 1992, pp:383-386 [Conf]
  5. Yachyang Sun, Majid Sarrafzadeh
    Floorplanning by Graph Dualization: L-shaped Modules. [Citation Graph (0, 0)][DBLP]
    Algorithmica, 1993, v:10, n:6, pp:429-456 [Journal]
  6. Jer Min Jou, Jau-Yien Lee, Yachyang Sun, Jhing-Fa Wang
    An Efficient VLSI Switch-Box Router. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1990, v:7, n:4, pp:52-65 [Journal]
  7. Yachyang Sun, Ting-Chi Wang, Chak-Kuen Wong, C. L. Liu
    Routing for symmetric FPGAs and FPICs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1997, v:16, n:1, pp:20-31 [Journal]
  8. Ting-Chi Wang, Martin D. F. Wong, Yachyang Sun, Chak-Kuen Wong
    Optimal net assignment. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1995, v:14, n:2, pp:265-269 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002