The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Brian Swahn: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Brian Swahn, Soha Hassoun
    Gate sizing: finFETs vs 32nm bulk MOSFETs. [Citation Graph (0, 0)][DBLP]
    DAC, 2006, pp:528-531 [Conf]
  2. Brian Swahn, Soha Hassoun
    Hardware Scheduling for Dynamic Adaptability using External Profiling and Hardware Threading. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2003, pp:58-65 [Conf]
  3. Brian Swahn, Soha Hassoun
    METS: A Metric for Electro-Thermal Sensitivity, and Its Application To FinFETs. [Citation Graph (0, 0)][DBLP]
    ISQED, 2006, pp:121-126 [Conf]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002