The SCEAS System
Navigation Menu

Search the dblp DataBase


Hiran Tennakoon: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hiran Tennakoon, Carl Sechen
    Efficient and accurate gate sizing with piecewise convex delay models. [Citation Graph (0, 0)][DBLP]
    DAC, 2005, pp:807-812 [Conf]
  2. Hiran Tennakoon, Carl Sechen
    Gate sizing using Lagrangian relaxation combined with a fast gradient-based pre-processing step. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2002, pp:395-402 [Conf]

Search in 0.014secs, Finished in 0.014secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002