The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Hsiao-Ping Tseng: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Hsiao-Ping Tseng, Louis Scheffer, Carl Sechen
    Timing and Crosstalk Driven Area Routing. [Citation Graph (0, 0)][DBLP]
    DAC, 1998, pp:378-381 [Conf]
  2. Le-Chin Eugene Liu, Hsiao-Ping Tseng, Carl Sechen
    Chip-level area routing. [Citation Graph (0, 0)][DBLP]
    ISPD, 1998, pp:197-204 [Conf]
  3. Hsiao-Ping Tseng, Carl Sechen
    A gridless multilayer router for standard cell circuits using CTMcells. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1999, v:18, n:10, pp:1462-1479 [Journal]
  4. Hsiao-Ping Tseng, Louis Scheffer, Carl Sechen
    Timing- and crosstalk-driven area routing. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2001, v:20, n:4, pp:528-544 [Journal]

  5. A gridless multi-layer router for standard cell circuits using CTM cells. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002