The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ruey-Sing Wei: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Chia-Jeng Tseng, Ruey-Sing Wei, Steven G. Rothweiler, Michael M. Tong, Ajoy K. Bose
    Bridge: A Versatile Behavioral Synthesis System. [Citation Graph (0, 0)][DBLP]
    DAC, 1988, pp:415-420 [Conf]
  2. Ruey-Sing Wei, Steven G. Rothweiler, Jing-Yang Jou
    BECOME: Behavior Level Circuit Synthesis Based on Structure Mapping. [Citation Graph (0, 0)][DBLP]
    DAC, 1988, pp:409-414 [Conf]
  3. Ruey-Sing Wei, Alberto L. Sangiovanni-Vincentelli
    PLATYPUS: a PLA test pattern generation tool. [Citation Graph (0, 0)][DBLP]
    DAC, 1985, pp:197-203 [Conf]
  4. Alberto L. Sangiovanni-Vincentelli, Ruey-Sing Wei
    PROTEUS : A Logic Verification System for Combinational Circuits. [Citation Graph (0, 0)][DBLP]
    ITC, 1986, pp:350-359 [Conf]
  5. Ruey-Sing Wei, Alberto L. Sangiovanni-Vincentelli
    New Front-End and Line Justification Algorithm for Automatic Test Generation. [Citation Graph (0, 0)][DBLP]
    ITC, 1986, pp:121-128 [Conf]
  6. Hi-Keung Tony Ma, Srinivas Devadas, Ruey-Sing Wei, Alberto L. Sangiovanni-Vincentelli
    Logic verification algorithms and their parallel implementation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1989, v:8, n:2, pp:181-189 [Journal]
  7. Ruey-Sing Wei, Alberto L. Sangiovanni-Vincentelli
    PLATYPUS: A PLA Test Pattern Generation Tool. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1986, v:5, n:4, pp:633-644 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002