The SCEAS System
Navigation Menu

Search the dblp DataBase


Erik Lauwers: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jan Vandenbussche, K. Uyttenhove, Erik Lauwers, Michiel Steyaert, Georges G. E. Gielen
    Systematic design of a 200 MS/s 8-bit interpolating/averaging A/D converter. [Citation Graph (0, 0)][DBLP]
    DAC, 2002, pp:449-454 [Conf]
  2. Erik Lauwers, Georges G. E. Gielen
    A Power Estimation Model for High-Speed CMOS A/D Converters. [Citation Graph (0, 0)][DBLP]
    DATE, 1999, pp:401-405 [Conf]
  3. Jan Vandenbussche, Erik Lauwers, K. Uyttenhove, Michiel Steyaert, Georges G. E. Gielen
    Systematic Design of a 200 Ms/S 8-bit Interpolating A/D Converter. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:357-361 [Conf]
  4. Erik Lauwers, Georges G. E. Gielen
    ACTIF: A High-Level Power Estimation Tool for Analog Continuous-Time-Filters. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2000, pp:193-196 [Conf]
  5. Francky Leyn, Erik Lauwers, Martin Vogels, Georges G. E. Gielen, Willy M. C. Sansen
    Regression criteria and their application in different modeling cases. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2002, pp:85-8 [Conf]
  6. Erik Lauwers, Georges G. E. Gielen
    Power estimation methods for analog circuits for architectural exploration of integrated systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2002, v:10, n:2, pp:155-162 [Journal]

  7. High-Level Design Case of a Switched-Capacitor Low-Pass Filter Using Verilog-A. [Citation Graph (, )][DBLP]

Search in 0.002secs, Finished in 0.002secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002