The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yves Rolain: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Gerd Vandersteen, Piet Wambacq, Yves Rolain, Petr Dobrovolný, Stéphane Donnay, Marc Engels, Ivo Bolsens
    A methodology for efficient high-level dataflow simulation of mixed-signal front-ends of digital telecom transceivers. [Citation Graph (0, 0)][DBLP]
    DAC, 2000, pp:440-445 [Conf]
  2. Gerd Vandersteen, Stephane Bronckers, Petr Dobrovolný, Yves Rolain
    Systematic stability-analysis method for analog circuits. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:150-155 [Conf]
  3. Gerd Vandersteen, Ludwig De Locht, Snezana Jenei, Yves Rolain, Rik Pintelon
    Estimating Scalable Common-Denominator Laplace-Domain MIMO Models in an Errors-in-Variables Framework. [Citation Graph (0, 0)][DBLP]
    DATE, 2005, pp:1076-1081 [Conf]
  4. Gerd Vandersteen, Piet Wambacq, Yves Rolain, Johan Schoukens, Stéphane Donnay, Marc Engels, Ivo Bolsens
    Efficient bit-error-rate estimation of multicarrier transceivers. [Citation Graph (0, 0)][DBLP]
    DATE, 2001, pp:164-168 [Conf]
  5. Stephane Bronckers, Charlotte Soens, Geert Van der Plas, Gerd Vandersteen, Yves Rolain
    Interactive presentation: Simulation methodology and experimental verification for the analysis of substrate noise on LC-VCO's. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:1520-1525 [Conf]
  6. Jonathan Borremans, Ludwig De Locht, Piet Wambacq, Yves Rolain
    Nonlinearity analysis of Analog/RF circuits using combined multisine and volterra analysis. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:261-266 [Conf]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002