The SCEAS System
Navigation Menu

Search the dblp DataBase


Vinay Verma: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Vinay Verma, Shantanu Dutt, Vishal Suthar
    Efficient on-line testing of FPGAs with provable diagnosabilities. [Citation Graph (0, 0)][DBLP]
    DAC, 2004, pp:498-503 [Conf]
  2. Vinay Verma, Shantanu Dutt
    Roving testing using new built-in-self-tester designs for FPGAs. [Citation Graph (0, 0)][DBLP]
    FPGA, 2004, pp:257- [Conf]
  3. Vinay Verma, Shantanu Dutt
    A Search-Based Bump-and-Refit Approach to Incremental Routing for ECO Applications in FPGAs. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2001, pp:144-0 [Conf]
  4. Miron Abramovici, Charles E. Stroud, Carter Hamilton, Sajitha Wijesuriya, Vinay Verma
    Using roving STARs for on-line testing and diagnosis of FPGAs in fault-tolerant applications. [Citation Graph (0, 0)][DBLP]
    ITC, 1999, pp:973-982 [Conf]
  5. Shantanu Dutt, Vinay Verma, Hasan Arslan
    A search-based bump-and-refit approach to incremental routing for ECO applications in FPGAs. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2002, v:7, n:4, pp:664-693 [Journal]

Search in 0.002secs, Finished in 0.003secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002