The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Andrei Vladimirescu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Andrei Vladimirescu, David Weiss, Manolis Katevenis, Zvika Bronstein, Alon Kifir, Karja Danuwidjaja, K. C. Ng, Niraj Jain, Steve Lass
    A Vector Hardware Accelerator with Circuit Simulation Emphasis. [Citation Graph (0, 0)][DBLP]
    DAC, 1987, pp:89-94 [Conf]
  2. Huifang Qin, Yu Cao, Dejan Markovic, Andrei Vladimirescu, Jan M. Rabaey
    SRAM Leakage Suppression by Minimizing Standby Supply Voltage. [Citation Graph (0, 0)][DBLP]
    ISQED, 2004, pp:55-60 [Conf]
  3. Razvan Ionita, Andrei Vladimirescu, Paul G. A. Jespers
    Automated Design Methodology for CMOS Analog Circuit Blocks in Complex Systems. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2002, pp:487-494 [Conf]
  4. John H. Chan, Andrei Vladimirescu, Xiao-Chun Gao, Peter Liebmann, John Valainis
    Nonlinear transformer model for circuit simulation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1991, v:10, n:4, pp:476-482 [Journal]
  5. A. Valentian, O. Thomas, Andrei Vladimirescu, Amara Amara
    Modeling subthreshold SOI logic for static timing analysis. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2004, v:12, n:6, pp:662-669 [Journal]
  6. Huifang Qin, Yu Cao, Dejan Markovic, Andrei Vladimirescu, Jan M. Rabaey
    Standby supply voltage minimization for deep sub-micron SRAM. [Citation Graph (0, 0)][DBLP]
    Microelectronics Journal, 2005, v:36, n:9, pp:789-800 [Journal]
  7. Bastien Giraud, Amara Amara, Andrei Vladimirescu
    A Comparative Study of 6T and 4T SRAM Cells in Double-Gate CMOS with Statistical Variation. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:3022-3025 [Conf]
  8. Andrei Vladimirescu, Radu Zlatanovici, Paul G. A. Jespers
    Analog circuit synthesis using standard EDA tools. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002