The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Shantanu Ganguly: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Qi Wang, Sarma B. K. Vrudhula, Shantanu Ganguly
    An Investigation of Power Delay Trade-Offs on PowerPC Circuits. [Citation Graph (0, 0)][DBLP]
    DAC, 1997, pp:425-428 [Conf]
  2. Shantanu Ganguly, Shervin Hojat
    Clock distribution design and verification for PowerPC microprocessors. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1995, pp:58-61 [Conf]
  3. Aurobindo Dasgupta, Shantanu Ganguly
    Divide & Conquer: A Strategy for Synthesis of Low Power Finite State Machines. [Citation Graph (0, 0)][DBLP]
    ICCD, 1997, pp:740-745 [Conf]
  4. Qi Wang, Sarma B. K. Vrudhula, Gary K. H. Yeap, Shantanu Ganguly
    Power reduction and power-delay trade-offs using logic transformations. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 1999, v:4, n:1, pp:97-121 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002