Search the dblp DataBase

Publications of Author

1. Chenggang Xu, Ranjit Gharpurey, Terri S. Fiez, Kartikeya Mayaram
   A green function-based parasitic extraction method for inhomogeneous substrate layers. [Citation Graph (0, 0)][DBLP]
   DAC, 2005, pp:141-146 [Conf]
   
2. Ajit Sharma, Chenggang Xu, Wen Kung Chu, Nishath K. Verghese, Terri S. Fiez, Kartikeya Mayaram
   A predictive methodology for accurate substrate parasitic extraction. [Citation Graph (0, 0)][DBLP]
   ISCAS (5), 2004, pp:149-152 [Conf]
   
3. Chenggang Xu, Terri S. Fiez, Kartikeya Mayaram
   An improved Z-parameter macro model for substrate noise coupling. [Citation Graph (0, 0)][DBLP]
   ISCAS (5), 2004, pp:161-164 [Conf]
   
4. Chenggang Xu, Terri S. Fiez, Kartikeya Mayaram
   Coupled Simulation of Circuit and Piezoelectric Laminates. [Citation Graph (0, 0)][DBLP]
   ISQED, 2003, pp:369-372 [Conf]
   
5. Chenggang Xu, Terri S. Fiez, Kartikeya Mayaram
   On the numerical stability of Green's function for substrate coupling in integrated circuits. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:4, pp:653-658 [Journal]
   
6. Chenggang Xu, Terri S. Fiez, Kartikeya Mayaram
   An error control method for application of the discrete cosine transform to extraction of substrate parasitics in ICs. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:5, pp:932-938 [Journal]
   
7. Ajit Sharma, P. Birrer, S. K. Arunachalam, Chenggang Xu, Terri S. Fiez, Kartikeya Mayaram
   Accurate Prediction of Substrate Parasitics in Heavily Doped CMOS Processes Using a Calibrated Boundary Element Solver. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. VLSI Syst., 2005, v:13, n:7, pp:843-851 [Journal]