The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Shu Yan: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Shu Yan, Vivek Sarin, Weiping Shi
    Sparse transformations and preconditioners for hierarchical 3-D capacitance extraction with multiple dielectrics. [Citation Graph (0, 0)][DBLP]
    DAC, 2004, pp:788-793 [Conf]
  2. Min Zhao, Rajendran Panda, Savithri Sundareswaran, Shu Yan, Yuhong Fu
    A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming. [Citation Graph (0, 0)][DBLP]
    DAC, 2006, pp:217-222 [Conf]
  3. Shu Yan, Vivek Sarin, Weiping Shi
    Sparse transformations and preconditioners for 3-D capacitance extraction. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:9, pp:1420-1426 [Journal]
  4. Shu Yan, Vivek Sarin, Weiping Shi
    Fast 3-D Capacitance Extraction by Inexact Factorization and Reduction. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:10, pp:2282-2286 [Journal]
  5. Min Zhao, Rajendran Panda, Ben Reschke, Yuhong Fu, Trudi Mewett, Sri Chandrasekaran, Savithri Sundareswaran, Shu Yan
    On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise. [Citation Graph (0, 0)][DBLP]
    DAC, 2007, pp:162-167 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002