|
Search the dblp DataBase
Yuhong Fu:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Min Zhao, Yuhong Fu, Vladimir Zolotov, Savithri Sundareswaran, Rajendran Panda
Optimal placement of power supply pads and pins. [Citation Graph (0, 0)][DBLP] DAC, 2004, pp:165-170 [Conf]
- Min Zhao, Rajendran Panda, Savithri Sundareswaran, Shu Yan, Yuhong Fu
A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming. [Citation Graph (0, 0)][DBLP] DAC, 2006, pp:217-222 [Conf]
- James Overfelt, Yuhong Fu, Gregory J. Rodin, Robert A. van de Geijn
Application Driven Fast Summation Methods. [Citation Graph (0, 0)][DBLP] PPSC, 1999, pp:- [Conf]
- Min Zhao, Kaushik Gala, Vladimir Zolotov, Yuhong Fu, Rajendran Panda, R. Ramkumar, Bhuwan K. Agrawal
Worst case clock skew under power supply variations. [Citation Graph (0, 0)][DBLP] Timing Issues in the Specification and Synthesis of Digital Systems, 2002, pp:22-28 [Conf]
- Min Zhao, Yuhong Fu, Vladimir Zolotov, Savithri Sundareswaran, Rajendran Panda
Optimal placement of power-supply pads and pins. [Citation Graph (0, 0)][DBLP] IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:1, pp:144-154 [Journal]
- Min Zhao, Rajendran Panda, Ben Reschke, Yuhong Fu, Trudi Mewett, Sri Chandrasekaran, Savithri Sundareswaran, Shu Yan
On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise. [Citation Graph (0, 0)][DBLP] DAC, 2007, pp:162-167 [Conf]
A novel technique for incremental analysis of on-chip power distribution networks. [Citation Graph (, )][DBLP]
Search in 0.001secs, Finished in 0.002secs
|