The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Andrew W. Nagle: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Semyon Shteingart, Andrew W. Nagle, John Grason
    RTG: automatic register level test generator. [Citation Graph (0, 0)][DBLP]
    DAC, 1985, pp:803-807 [Conf]
  2. Alice C. Parker, Andrew W. Nagle
    Hardware/Software Tradeoffs in A Variable Word Width, Variable Queue Length Buffer Memory. [Citation Graph (0, 0)][DBLP]
    ISCA, 1977, pp:159-164 [Conf]
  3. Alice C. Parker, Andrew W. Nagle
    Description and Simulation of Microcode Execution. [Citation Graph (0, 0)][DBLP]
    ISCA, 1978, pp:159-165 [Conf]
  4. Andrew W. Nagle, Richard J. Cloutier, Alice C. Parker
    Synthesis of Hardware for the Control of Digital Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1982, v:1, n:4, pp:201-212 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002