The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Natalino G. Busá: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Marco Bekooij, Loek J. M. Engels, Albert van der Werf, Natalino G. Busá
    Functional units with conditional input/output behavior in VLIW processors. [Citation Graph (0, 0)][DBLP]
    DATE, 2001, pp:822- [Conf]
  2. Natalino G. Busá, Albert van der Werf, Marco Bekooij
    Scheduling Coarse-Grain Operations for VLIW Processors. [Citation Graph (0, 0)][DBLP]
    ISSS, 2000, pp:47-54 [Conf]
  3. Carles Rodoreda Sala, Natalino G. Busá
    A Run-Time Word-Level Reconfigurable Coarse-Grain Functional Unit for a VLIW Processor. [Citation Graph (0, 0)][DBLP]
    ISSS, 2002, pp:44-49 [Conf]
  4. Natalino G. Busá, Ghiath Alkadi, Michael Verberne, Rafael Peset Llopis, Sethuraman Ramanatha
    RAPIDO: A Modular, Multi-Board, Heterogeneous Multi-Processor, PCI Bus Based Prototyping Framework for the Validation of SoC VLSI Designs. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2002, pp:159-165 [Conf]
  5. Bart Mesman, Qin Zhao, Natalino G. Busá, Katarzyna Leijten-Nowak
    Reconfigurable Instruction-Set Application-Tuning for DSP. [Citation Graph (0, 0)][DBLP]
    Journal of Circuits, Systems, and Computers, 2003, v:12, n:3, pp:333-352 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002