The SCEAS System
Navigation Menu

Search the dblp DataBase


Cesar Albenes Zeferino: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Adrijean Andriahantenaina, Hervé Charlery, Alain Greiner, Laurent Mortiez, Cesar Albenes Zeferino
    SPIN: A Scalable, Packet Switched, On-Chip Micro-Network. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:20070-20073 [Conf]
  2. Cesar Albenes Zeferino, Márcio Eduardo Kreutz, Altamiro Amadeu Susin
    RASoC: A Router Soft-Core for Networks-on-Chip. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:198-205 [Conf]
  3. Cesar Albenes Zeferino, Frederico G. M. E. Santo, Altamiro Amadeu Susin
    ParIS: a parameterizable interconnect switch for networks-on-chip. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2004, pp:204-209 [Conf]
  4. Cesar Albenes Zeferino, Altamiro Amadeu Susin
    SoCIN: A Parametric and Scalable Network-on-Chip. [Citation Graph (0, 0)][DBLP]
    SBCCI, 2003, pp:169-0 [Conf]
  5. Érika F. Cota, Márcio Eduardo Kreutz, Cesar Albenes Zeferino, Luigi Carro, Marcelo Lubaszewski, Altamiro Amadeu Susin
    The Impact of NoC Reuse on the Testing of Core-based Systems. [Citation Graph (0, 0)][DBLP]
    VTS, 2003, pp:128-133 [Conf]
  6. Márcio Eduardo Kreutz, Cesar Albenes Zeferino, Luigi Carro, Altamiro Amadeu Susin
    Análise e Seleção de Redes de Interconexão para Síntese de Sistemas no Ambiente S3E2S. [Citation Graph (0, 0)][DBLP]
    RITA, 2001, v:8, n:1, pp:83-101 [Journal]

  7. Adding mechanisms for QoS to a network-on-chip. [Citation Graph (, )][DBLP]

Search in 0.003secs, Finished in 0.004secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002